The leakage current in a dynamic logic gate causes the capacitor CL to discharge during the evaluation phase, even if the PDN is not conducting. For CL = 15fF, and currentleakage=10^-12A. Find the longest allowable evaluate time if the decay in output voltage is to be limited to .2V. If the precharge interval is much shorter then the maximum allowable evaluate time, find the minimum clocking frequency required.