Explain why it is always important to satisfy setup time

Question

1. A 74LVC16373 latch is operating with V_cc = 3.3 V. What is the minimum time LE must be high?

2. A latch is implemented with NOR gates. Is the propagation delay for Q and Q' the same? Explain

3.

In the above the registers are 74LVCZg74 and the gate is a 74LVC08a. What is the maximum clock frequency for this circuit?

4. what is the minimum duty cycle of a 120 MHz clock for a 74LVCZg74?(V_cc = 5v)

5. for the 74LVCZg74 (V_cc = 3.3 V) how long prior to the positive edge of the clock must PRE or CLR be inactive?

6. Explain why it is always important to satisfy setup time requirements.