Explain the Design reusability of Verilog
There is no concept of packages in Verilog. Functions and procedures used within a model should be defined in the module. To make functions and procedures generally accessible from different module statements the functions and procedures should be placed in a separate system file and included using the 'include compiler directive.