A computer system has a three-stage pipeline consisting of an instruction fetch unit, an instruction decode unit and an instruction execute unit, as shown in Figure 4.6. Determine the time to execute twenty sequential instructions using two-way interleaved memory if the fetch unit fetches two instructions simultaneously. Draw the timing diagram for maximum concurrency given four-way interleaved memory.
