Problem:
Question- Draw a state diagram for an FSM that has an input X and an output Y. Whenever X changes from 0 to 1, Y should become 1 for two clock cycles and then return to 0 -- even if X is still 1.
Please draw the state diagram with x input and y output labeled.
Provide a brief explanation for your answer.