Simulate the operation of the two-stage op-amp in Fig. 26.2. Show that the quiescent current in the output buffers is considerably below the desired 20 µA. (Note that the inputs of the op-amp should be held at VCM in the simulation to keep the diff-amp conducting current) Does this affect the speed of the output buffer? Why or why not?
![2029_80e42811-2cf7-44d1-8281-b780ea5d59d8.png](https://secure.tutorsglobe.com/CMSImages/2029_80e42811-2cf7-44d1-8281-b780ea5d59d8.png)