Draw a schematic of a circuit corresponding to the display multiplexer of Example 8.2 on page 323.
Example 8.2
Develop a Verilog model of a display multiplexer and decoder for the 4-digit 7-segment display shown in Figure 8.9. The circuit has four BCD inputs. The decimal point for the left-most digit should be lit, and the remaining decimal points not lit. The system clock has a frequency of 10MHz.
