Consider the system
(a) Draw all possible realizations of the system.
(b) Suppose that we implement the filter with fixed-point sign-and- magnitude fractional arithmetic using (b + 1) bits (one bit is used for the sign). Each resulting product is rounded into b bits. Determine the variance of the round-off noise created by the multipliers at the output of each one of the realizations in part (a).