1. Design a VLSI array dataflow system using a north-south-east-west mesh interconnection pattern. Give details of the instruction memory and matching logic.
2. Make a study of the viability of a variable grain dataflow system on a shared memory multiprocessor system. What types of hardware support would you envisage being required?
3. Discuss how a message-passing multiprocessor system could operate on dataflow principles.