Serialization
Design a Verilog module to convert a 64-bit data signal with periodic timing (eight-cycle period) into a series of eight-bit signals with periodic timing (one-cycle period).
You must store the input data, as it can change to unknown values when it is not considered to be valid.