Design a synchronous counter with the following repeated sequence:2-4-6-1-3-5. Build the counter with T flip-flops and minimized gates. Assume the (active low)asynchronous clear is tied to a logic 1. Include the state table, any K-maps, the state diagram (with unused states),and the circuit diagram.