Design a synchronous circuit that implements a 4-bit decade (modulo-10) counter
(0000,0001, ..., 1001, 0000,...):
a. Fill in a transition table (using don't cares for undefined next states).
b. Minimize the next state (D FF) equations using Karnaugh maps.