Design a phase lag controller that will have a phse margin


From the Bode plot G(s)= 50(s+1)/(10s^2+3s+5)

Design a Phase lag controller that will have a phse margin of about 60 degrees (you will need to be within 5 degrees for your design)

A. Where are the poles and zeros

B. What is the approximate value of the gain crossover frequency of the plant with your controller

Request for Solution File

Ask an Expert for Answer!!
Electrical Engineering: Design a phase lag controller that will have a phse margin
Reference No:- TGS0608923

Expected delivery within 24 Hours