Design a Finite StateMachine that detects the sequence 0110. The FSM shouldnot detect overlapping sequences. Additional design criteria include:
•The FSM should change state on thepositive edge of the clock signal.
•Use the Mealy Model
•Use D Flip-Flops
•Use Binary Encoding
• Use basic logic gates (AND, OR, and NOT) as necessaryto realize the FSM.