1. Design a 5-bit synchronous even-parity checker working in the sequential mode that can produce an output each time there is an error in the 5-bit coded word.
2. Design a 3-bit up/down binary counter using JK flip-flops that counts up when U = 1 and counts down when U = 0.