Question: Derive the state diagram for an odd parity checker. The input arrives on a single input line, X, one bit at a time. The circuit should produce an output of 1 if the number of is in the input sequence of four bits is odd. The circuit should reset to the starting state every four bits on the input.