(Decoder Logic) A decoder together with an OR gate connected to its output terminals can be used in the synthesis of combinational networks.
(a) Implement the function (not necessarily in minimized form) using one 4:16 decoder and a very large fan-in OR gate.
(b) Compare the resulting number of IC packages with a solution using discrete gates only.