Create a circuit of three level-sensitive D latches connected in series. Use a timing diagram to show how a clock with a long high time can cause the value at the input of the first D latch to trickle through more than one latch during same clock cycle.