A) Create a circuit of three level sensitive D latches connected in series(the output of one is connected to the input of the next). Use a timing diagram to show how a clock with a long high time can cause the value at the input the first D latch to trickle through more than one latches during the same clock cycle.
B) Repeat A with using Edge triggered D flip flops and use a timing diagram to show how the input of the first D flip flop does not trickle through to the next flip flop no matter how long the clock signal is high.