Consider the design of the class AB output stage of Fig. for the following conditions. The stage is operated from ±2.5-V power supplies and is required to provide a minimum output voltage swing of ±1.5 V while supplying a maximum current equal to 10 times the quiescent current IQ. Assume that QN and QP are matched and Q1 and Q2 are matched, that all devices have |Vt | = 0.5 V, and that in the quiescent state all transistors are operated at the same overdrive voltage. What is the value of VOV required, and what VGG is needed?
