Assignment
1. Create a Half Adder module and testbench in Verilog. Show your output as a truth table.
2. Create a Full Adder using the Half Adder module, and a testbench for the Full Adder. Show your output as a truth table.
3. Simplify the following expression and then implement in Verilog.
A-B-C-D- + A-B-CD- + AB-C-D- + ABCD
4. Verify the DeMorgan's law for the following expression with Verilog.
A-B = A- + B-