CML with a PDP of 25 fJ is to be used in a chip design that requires 50,000 gates. The chip will be placed in a package that can safely dissipate 20 W. What is the minimum logic gate delay that can be used in the design if all the gates operate at the same speed?