First, show the block organization of the 16-bit carry save adders to add these 16 terms, as shown in Figure B.14.1. Assume that the time delay through each 1-bit adder is 2T. Calculate the time of adding four 4-bit numbers to the organization at the top versus the organization at the bottom of Figure B.14.1.
![542_8d013db5-3ca8-4cab-9dda-1ab7290c501e.png](https://secure.tutorsglobe.com/CMSImages/542_8d013db5-3ca8-4cab-9dda-1ab7290c501e.png)