Suppose that when charge fluctuations on Si DRAM cells reaches 50%, the memory bit error rate (still may be only 1% due to on chip and on board error correction circuits) will become so large as to cause a personal computer to crash. At what temperature will this occur? Like the text, use the SNS mechanism (i.e.ni) to compute this maximum temperature.