Reference-Value Defi ner with Embedded Debouncer #1 This exercise concerns the reference-value defi ner with embedded debouncer seen in fi gure 11.10b .
(a) Assuming that ref is an eight-bit signal, regular sequential encoding is used for the FSM, the debouncing time interval is 1 ms, and f clk = 50 MHz, calculate the number of flip-flops needed to build that circuit.
(b) The inputs up and dn are asynchronous. Is a synchronizer (section 2.3) needed in this application?