Assume that an NMOS address decoder can source 250 μA when the output goes high.
If the effective capacitance of each memory cell is CL = 0.8 pF and the effective capacitance of the address line is CL A = 5 pF, determine the rise time of the address line voltage if VI H = 2.7 V.