Need help writing a VHDL code for the following
Assign a (bit 1) and b (bit 0) to the counter bits so that all possible inputs are tested increments the counter using a process use a 20ns delay between each combination.
The response must be typed, single spaced, must be in times new roman font (size 12) and must follow the APA format.