A BUT flop may be constructed from an NBUT gate as shown in Figure X7 .77. (An NBUT gate is simply a BUT gate with inverted outputs; see for the definition of a BUT gate.) Analyze the BUT flop as a feedback sequential circuit and obtain excitation equations, transition table, and flow table. Is this circuit good for anything, or is it a flop?
![330_536891e6-b960-4656-895d-840f406411ca.png](https://secure.tutorsglobe.com/CMSImages/330_536891e6-b960-4656-895d-840f406411ca.png)