1. Hot spots (heavily referenced memory locations) are clearly a major problem in multi- stage switching networks. Are they also a problem in bus-based systems?
2. An omega switching network connects 4096 RISC CPUs, each with a 60-nsec cycle time, to 4096 infinitely fast memory modules. The switching elements each have a 5-nsec delay. How many delay slots are needed by a LOAD instruction?