An ATE PLL-based clock source has a divide-by-N counter with a range from 1 to 1024, a divide-by-M counter with a range from 1 to 256, and a divide-by-L with a range of 1 to 65535. With a reference frequency of 200 MHz, what is the range of the output sampling frequency?