Design with Hardware Description Language
a. Write a Verilog code for a 2 to 1 Mux using gate-level structural level description. The two data input is D0 and D1, control input is C and output is Q.
b. Write a Verilog code for a 2 to 1 Mux using behavioral level description. The two data input is D0 and D1, control input is C and output is Q.