Write a VHDL model for a 32-bit, arithmetic logic unit (ALU). Verify correct operation with a simulation using the Altera CAD tools. A and B are 32-bit inputs to the ALU, and Y is the output. A shift operation follows the arithmetic and logical operation. The opcode controls ALU functions as follows:
![1710_f3654bd1-4ef8-40db-84e0-7f083d378852.png](https://secure.tutorsglobe.com/CMSImages/1710_f3654bd1-4ef8-40db-84e0-7f083d378852.png)