A 'gate delay' can be described as the time needed for the outputof a gate to settle to its correct level after one of its inputshas been changed. The full-adder circuit we have designed wouldtherefore result in a gate delay of 2 units.
How many units of gate delay would a 16-bit ripple adder display?