A DS-SS system requires 40 db of CW rejection of an interfering signal. it uses an 8-stage shift register m-sequence generator and transmits 1.5 kbps binary message data an a 2 GHz carrier. What clock code is required and what is the first null bandwidth?