A) Compare and contrast the following serial bus architectures: I2C, CAN, UART. Discuss the hardware implementation, communication protocol, and typical applications of each.
B) Explain the concept of bit dominance used in CAN bus.
C) Draw a timing diagram for the SDA and SCL signals for the transmission of the word 0xA5 (10100101) across an I2C bus. (From Master to slave)
SCL
SDA
DAC and ADC
A) Define the following:
i. Resolution
ii. VLSB
iii. Full scale
iv. Monotonicity
v. Gain error
vi. Offset error
B) Discuss the differences between voltage-scaling and current-scaling DACs, including advantages and disadvantages of both What is the benefit of using an op-amp in the current scaling DAC?
C) What is meant by sample and hold? Why are transmission gates better in S&H circuits than single transistors?