A 16-bit successive approximation ADC is to be designed to operate at 50,000 conversions/second. What is the clock frequency? How rapidly must the unknown and reference voltage switches change state if the switch timing delay is to be equivalent to less than 0.1 LSB time?