Hold and Halt states of 8085 microprocessor
Explain hold and halt states of the 8085 microprocessor.
Expert
If HOLD line of the 8085 found high, µP enters into the HOLD state and provides out a HLDA (Hold acknowledge) signal. After identifying the HOLD signal, the µP delays executing any further machine cycles and tri-states the A and AD buses and also the IO/M, RD and WR lines. At the time of the HOLD state, the peripheral devices may gain control of data and address buses for sending the data to or from the memory in the direct manner. This mode of operation is known as direct memory access (DMA). Whenever a HLT instruction is executed, µP enters into the HALT state. It will stop microprocessor. The registers and the status flags stay unaffected. The µP may get out of this state only one clock cycle after the valid interrupt is identified or the RESET happens.
Explain why the input resistance of the op-amp is high while its output resistance is low?
What do you mean by the term attenuation?
Explain the addressing modes which are supported by the C5X processors
Read slides 05b spatially from slide 48 to slide 51. Complete signal grapgh on slide 48.
Normal 0 false false
Write about DRAM. Provide some of the features.
Explain some of the properties of chebyshev filter?
State some of the differences between high speed TTL and low power TTL?
I have project due on April 29,2014 at 8 pm. Let me know if you can do it.
State the difference between the SHLD and LHLD?
18,76,764
1952877 Asked
3,689
Active Tutors
1428325
Questions Answered
Start Excelling in your courses, Ask an Expert and get answers for your homework and assignments!!